

LINE DRIVER WITH ACTIVE TERMINATION

BACKGROUND OF THE INVENTION

1. Field of the Invention

5 The present invention relates to a technical field of a line driver and, more particularly, to a line driver with active termination.

2. Description of Related Art

In wired communication systems, a transmission line is commonly used to transmit signals while a line driver is used to drive the transmission line. The typical line driver can be either a voltage mode driver or a current mode driver. FIG. 1A shows a conventional voltage mode line driver. In order to reduce the reflection and energy loss of a transmitting signal, a resistor R_s is required to provide the impedance matching. When $R_s = R_L$, the reflecting signal is minimum and the power transfer is maximum. The magnitude of the signal outputted from the voltage mode line driver 10 has to be double to the signal transmitted on the transmission line because of the impedance matching resistor R_s . Therefore, a voltage source for providing higher voltage power is needed to be the power supply for the driver 10.

FIG. 1B shows a conventional voltage mode line driver which is the improvement of the conventional voltage mode line driver shown in FIG. 1A. In FIG. 1B, $R_s' = 0.1 * R_s$ and a voltage gain of a voltage amplifier has a voltage gain of 10. Due to the voltage gain of 10 in the voltage amplifier 20, an equivalent output impedance is $10 * R_s' = 10 * 0.1 * R_s = R_s$ and thus the performance of the original impedance match is achieved. However, a

voltage amplifier 20 and two resistors Ra and Rb are needed in the conventional voltage mode line driver shown in FIG. 1B. The amplifier in FIG. 1B is a non-inverting type amplifier. The linearity requirement of the operation range of the non-inverting type amplifier is strictly. Thus, the 5 circuit design of the non-inverting type amplifier is complicated. The voltage amplifier 20 needs a wider single gain bandwidth to maintain the stability of the circuit.

Therefore, it is desirable to provide an improved line driver with active termination to mitigate and/or obviate the aforementioned problems.

10 SUMMARY OF THE INVENTION

The object of the present invention is to provide a line driver with active termination, which reduces the voltage amplitude of a signal outputted by the line driver.

According to the object of the present invention, the line driver with 15 active termination includes: a differential amplifier having an inverting output terminal, a non-inverting output terminal, an inverting input terminal, and a non-inverting input terminal; a first resistor unit coupled to the inverting input terminal; a impedance matching resistor unit coupled to the non-inverting output terminal; and a resistive feedback network, having a plurality of resistors in symmetric configuration. The resistive feedback 20 network further includes: a second resistor unit coupled to the impedance matching resistor unit and the inverting input terminal; a third resistor unit coupled to the non-inverting output terminal and the inverting input terminal; a fourth resistor unit coupled to the impedance matching resistor

unit and the inverting input terminal; and a fifth resistor unit coupled to the inverting output terminal and the inverting input terminal. Wherein each of the first resistor unit, the second resistor unit, the third resistor unit, the fourth resistor unit, the fifth resistor unit, and the impedance matching 5 resistor unit includes a plurality of resistors in symmetric configuration.

Other objects, advantages, and novel features of the invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

10 FIG. 1A is a circuit diagram of a typical line driver;
FIG. 1B is a circuit diagram of another typical line driver;
FIG. 2 is a circuit diagram of a line driver with active termination according to the first embodiment of the present invention;
FIG. 3 is an equivalent circuit of FIG. 2;
15 FIG. 4 is a circuit diagram of the second embodiment of the present invention;
FIG. 5 is a circuit diagram of the third embodiment of the present invention; and
FIG. 6 is a circuit diagram of the fourth embodiment of the present 20 invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

FIG. 2 shows a line driver according to the first embodiment of the present invention. In FIG. 2, the line driver includes a differential amplifier 100, a first resistor 201, a second resistor 202 and a resistive feedback

network 200. The differential amplifier 100 has a non-inverting output terminal 1001, an inverting output terminal 1002, an inverting input terminal 1003, and a non-inverting input terminal 1004. The first resistor 201 and the second resistor 202 are coupled to the inverting input terminal 5 1003 and a non-inverting input terminal 1004, respectively.

The resistive feedback network 200 has a plurality of resistors in symmetric configuration. The resistive feedback network 200 is coupled to the non-inverting output terminal 1001, the inverting output terminals 1002, the inverting input terminal 1003, and the non-inverting input terminal 1004 10 to form a feedback network. The output impedance of the line driver is determined by the resistive feedback network 200. In the first embodiment, the resistive feedback network 200 further includes a third resistor 203, a fourth resistor 204, a fifth resistor 205, a sixth resistor 206, a seventh resistor 207, an eighth resistor 208, a ninth resistor 209, a tenth resistor 210, 15 a first match resistor 211 and a second match resistor 212.

A first terminal 2031 of the third resistor 203 is coupled to the non-inverting output terminal 1001 of the differential amplifier 100, a first terminal 2111 of the first match resistor 211, and a second terminal 2092 of the ninth resistor 209. A second terminal 2032 of the third resistor 203 is 20 coupled to the inverting input terminal 1003 of the differential amplifier 100 and a first terminal 2061 of the sixth resistor 206. A first terminal 2041 of the fourth resistor 204 is coupled to the inverting output terminal 1002 of the differential amplifier 100 and a first terminal 2121 of the second match resistor 212 and a second terminal 2102 of the tenth resistor 210. A second

terminal 2042 of the fourth resistor 204 is coupled to the non-inverting input terminal 1004 of the differential amplifier 100 and a first terminal 2051 of the fifth resistor 205.

A second terminal 2052 of the fifth resistor 205 is coupled to a second terminal 2112 of the first match resistor 211, a first terminal 2131 of an external load resistor 213 and a second terminal 2072 of the seventh resistor 207. The first terminal 2051 of the fifth resistor 205 is coupled to a second terminal 2042 of the fourth resistor 204. A second terminal 2062 of the sixth resistor 206 is coupled to a second terminal 2122 of the second match resistor 212, a second terminal 2132 of an external load resistor 213 and a second terminal 2082 of the eighth resistor 208. The first terminal 2061 of the sixth resistor 206 is coupled to the second terminal 2032 of the third resistor 203.

The seventh resistor 207's first terminal 2071 is coupled to the inverting input terminal 1003 of the differential amplifier 100, and its second terminal 2072 is coupled to the second terminal 2052 of the fifth resistor 205. The eighth resistor 208's first terminal 2081 is coupled to the non-inverting input terminal 1004 of the differential amplifier 100, and its second terminal 2082 is coupled to the second terminal 2062 of the sixth resistor 206.

The ninth resistor 209's first terminal 2091 is coupled to the non-inverting input terminal 1004 of the differential amplifier 100, and its second terminal 2092 is coupled to the first terminal 2031 of the third resistor 203. The tenth resistor 210's first terminal 2101 is coupled to the

inverting input terminal 1003 of the differential amplifier 100, and its second terminal 2102 is coupled to the first terminal 2041 of the fourth resistor 204.

FIG. 3 shows an equivalent circuit of FIG. 2. In FIG.3, the third 5 resistor 203 and the fourth resistor 204 are equivalent to a resistor R3. The fifth resistor 205 and the sixth resistor 206 are equivalent to a resistor R4. The first match resistor 211 and the second match resistor 212 are equivalent to the resistor $Rs'/2$. The seventh resistor 207 and the eighth resistor 208 are equivalent to the resistor R2. The ninth resistor 209 and the 10 tenth resistor 210 are equivalent to the resistor R5. The external load resistor 213 is equivalent to the resistor $RL/2$.

The output impedance Ro' and the voltage gain $\frac{V_o}{V_i}$ of the line driver

can be determined through the circuit analysis symmetric skill, which is shown by the following equations,

$$15 \quad \frac{V_k}{R_3} + \frac{V_o}{R_2} = \frac{V_o}{R_4} + \frac{V_k}{R_5} \Rightarrow V_k \left(\frac{1}{R_3} - \frac{1}{R_5} \right) = V_o \left(\frac{1}{R_4} - \frac{1}{R_2} \right)$$

$$\because R_2 \gg Rs'/2 \Rightarrow Ro' = \frac{V_o}{I_o} = \frac{V_o}{\frac{V_o - V_k}{\frac{Rs'}{2}}} = \frac{\frac{Rs'}{2}}{1 - \frac{V_k}{V_o}} = \frac{\frac{Rs'}{2}}{1 - \frac{\frac{1}{R_4} - \frac{1}{R_2}}{\frac{1}{R_3} - \frac{1}{R_5}}}$$

$$\text{therefore, the output impedance } Ro' = \frac{\frac{Rs'}{2}}{1 - \frac{R_3 // (-R_5)}{R_4 // (-R_2)}} \quad (1)$$

Because $RL \neq \infty$ and $Vk = (1 + \frac{1}{k})V_o$, where k is a constant, a node A

has a current equation of:

$$\frac{Vi}{R1} - \frac{Vk}{R5} - \frac{V_o}{R4} + \frac{Vk}{R3} + \frac{V_o}{R2} = 0 \Rightarrow$$

therefore, the voltage gain $\frac{V_o}{Vi} = \frac{1}{R1 \left(\frac{1}{R4 // \left(\frac{R5}{1 + \frac{1}{k}} \right)} - \frac{1}{R2 // \left(\frac{R3}{1 + \frac{1}{k}} \right)} \right)}$ (2)

5 FIG. 4 shows the line driver with active termination according to the second embodiment of the present invention. The difference between the first (shown in FIG. 2) and the second embodiment (shown in FIG.4) is that the circuit of the second embodiment does not have the seventh resistor 207 and the eighth resistor 208. Please refer to FIG. 3, in this manner, the
10 difference of the equivalent circuit of FIG. 4 and that of FIG. 2 is that the equivalent resistor R2 is omitted.

Also, the output impedance R_o' and the voltage gain $\frac{V_o}{Vi}$ of the line

driver can be determined through the circuit analysis symmetric skill, which is shown by the following equations, the output impedance

$$Ro' = \frac{\frac{Rs'}{2}}{1 - \frac{R3 // (-R5)}{R4}}, \text{ and the voltage gain } \frac{V_o}{V_i} = \frac{1}{R1 \left(\frac{1}{R4 // \left(\frac{R5}{1 + \frac{1}{k}} \right)} - \frac{1}{\left(\frac{R3}{1 + \frac{1}{k}} \right)} \right)}.$$

FIG. 5 shows the line driver with active termination according to the third embodiment of the present invention. The difference between the first (shown in FIG. 2) and the third embodiment (shown in FIG. 5) is that the 5 circuit of the third embodiment does not have the ninth resistor 209 and the tenth resistor 210. Please refer to FIG. 3, in this manner, the difference of the equivalent circuit of FIG. 5 and that of FIG. 2 is that the equivalent resistor R5 is omitted.

Also, the output impedance Ro' and the voltage gain $\frac{V_o}{V_i}$ of the line 10 driver can be determined through the circuit analysis symmetric skill, which is shown by the following equations, the output impedance

$$Ro' = \frac{\frac{Rs'}{2}}{1 - \frac{R3}{R4 // (-R2)}}, \text{ and the voltage gain } \frac{V_o}{V_i} = \frac{1}{R1 \left(\frac{1}{R4} - \frac{1}{R2 // \left(\frac{R3}{1 + \frac{1}{k}} \right)} \right)}.$$

It should be noted that in the present invention, either one of the

equivalent resistors R2, R3, R4, and R5 of the equivalent circuit can be omitted. And the practical resistor unit of each of the equivalent resistors R2, R3, R4, and R5 must be in symmetrical configuration.

FIG. 6 shows the line driver with active termination according to the 5 fourth embodiment of the present invention. The difference between the first (shown in FIG. 2) and the fourth embodiment (shown in FIG. 6) is that the circuit of the fourth embodiment does not have the seventh resistor 207, the eighth resistor 208, the ninth resistor 209 and the tenth resistor 210.

Please refer to FIG. 3, in this manner, the difference of the equivalent circuit 10 of FIG. 5 and that of FIG. 2 is that the equivalent resistor R4 and R5 are omitted.

Also, the output impedance Ro' and the voltage gain $\frac{V_o}{V_i}$ of the line driver can be determined through the circuit analysis symmetric skill, which

is shown by the following equations, the output impedance $Ro' = \frac{\frac{Rs'}{2}}{1 - \frac{R3}{R4}}$,

15 and the voltage gain $\frac{V_o}{V_i} = \frac{1}{R1 \left[\frac{1}{R4} - \frac{1}{\frac{R3}{1 + \frac{1}{k}}} \right]}$.

As aforementioned, the number of active devices for use is reduced and the linearity of the operation range is improved in the present invention. In addition, the amplitude of a voltage signal outputted from the power

source can be reduced as well.

It should be noted that in the present invention, there are several specific configurations that only two of the equivalent resistors R2, R3, R4, and R5 of the equivalent circuit are needed. The specific configurations at 5 least includes: R2 and R3 (which means that only the equivalent resistor R2 and R3 are needed), R2 and R4, R2 and R5, R3 and R4, R3 and R5, and R4 and R5. And the practical resistor unit of each of the equivalent resistors R2, R3, R4, and R5 must be in symmetrical configuration.

Although the present invention has been explained in relation to its 10 preferred embodiments, it is to be understood that many other possible modifications and variations can be made without departing from the spirit and scope of the invention as hereinafter claimed.